

## Max. Marks: 100

## Module – 1

1 of 3

## OR

Q.4	a.	Implement the function $S = f(a, b, c, d) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$ using i) 8:1 MUX and ii) 16:1 MUX	7	L2	CO2
	b.	Design a single decade decimal adder with necessary correction circuit.	8	L2	CO2
	c.	Explain briefly Programmable Array Logic (PAL).	5	L2	CO2

## Module – 3

Q.5	a.	Construct the logic diagram of master slave JK flipflop and its truth table. Explain with necessary timing diagram.	8	L2	CO3
	b.	Construct Johnson counter using positive edge triggered flipflops and explain with necessary truth table.	8	L2	CO3
	c.	Derive the characteristic equation of SR flipflop.	4	L2	CO3

## OR

Q.6	a.	Explain universal shift register with the help of logic diagram and mode control table.	10	L2	CO3
	b.	Design a mod-6 synchronous counter with the sequence 0 – 2 – 5 – 6 – 4 – 3 using T flipflops.	10	L2	CO3

## Module – 4

Q.7	a.	Explain the following data types in verilog with example: i) Nets ii) Registers iii) Integer iv) Parameter	8	L2	CO4
	b.	Evaluate the following if $A = 0011$ , $B = 0100$ , $E = 4$ and $F = 2$ i) $A * B$ ii) $A \wedge B$ iii) $E * F$ iv) $A \& B$ v) $A < 2$ vi) $\{A[3], B\}$	6	L2	CO4
	c.	Write a verilog data flow model for full subtractor.	6	L2	CO4

## OR

Q.8	a.	Explain three styles of description available in verilog with half adder example.	9	L2	CO4
	b.	Realize $2 \times 1$ multiplexer with active low enable and also write the Verilog program by considering delay time to signal assignment statements. Also draw simulation waveform.	7	L2	CO4
	c.	Write a short note on signal assignment in verilog with an example.	4	L2	CO4

## Module – 5

Q.9	a.	Explain the following sequential statements in verilog : i) For loop ii) While loop iii) Repeat iv) Forever.	8	L1	CO4
	b.	Write a verilog behavioral description for JK flipflop along with the design and timing diagram.	8	L2	CO4

<b>BEC302</b>					
	<b>c.</b>	Explain different case statements in verilog.	<b>4</b>	<b>L2</b>	<b>CO4</b>
<b>OR</b>					
<b>Q.10</b>	<b>a.</b>	Write a verilog program for 3-bit ripple carry adder using structural description.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>b.</b>	Realize the binary up-down counter using verilog behavioral description.	<b>7</b>	<b>L3</b>	<b>CO4</b>
	<b>c.</b>	Explain if-else-if statement in verilog with an example.	<b>5</b>	<b>L2</b>	<b>CO4</b>

\*\*\*\*\*

